Soft Error Rate Determination for Nanometer CMOS VLSI logic (2008)

by F Wang, V Agrawal
Venue:Proc. Southeastern Symp. System Theory