Process variation tolerant 3t1d-based cache architectures (2007)

by X Liang, R Canal, G-Y Wei, D Brooks
Venue:in 40th Annual IEEE/ACM International Symposium on Microarchitecture