A high-speed parallel pipeline A/D converter technique (1994)

by C S G Conroy
Venue:in CMOS”, Memorandum No. UCB/ERL M94/9, Electronics Research