et al., “A 85mW, 10bit 40MS/s ADC with decimated parallel architecture (1994)

by K Nakamura
Venue:Proc. IEEE Custom Integrated Circuits Conf