Drowsy instruction caches – leakage power reduction using dynamic voltage scaling and cache sub-bank prediction (0)

by N S Kim, K Flautner, D Blaauw, T Mudge
Venue:in 35th Annual IEEE/ACM Intl. Symp. on Microarchitecture, 2002