Drowsy instruction caches — Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction (2002)

by Nam Sung Kim, K Flautner, D Blaauw, T Mudge
Venue:Proc of IEEE/ ACM Intl. Symp on Microarchitecture (MICRO-35