High-level power analysis for onchip networks (2004)

by N Eisley, L-S Peh
Venue:In Intl Conf. on Compilers, Architecture, and Synthesis for Embedded Systems