Timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing (0)

by K Moiseev, S Wimer, A Kolodny
Venue:in Proc. IEEE Int. Symp. Circuits Systems (ISCAS