Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. In: (2002)

by G Semeraro, G Magklis, R Balasubramonian
Venue:Proceedings of the 8th International Symposium on High-Performance Computer Architecture (ISHPC),