Predictive worst case statistical modeling of 0.8-"m BICMOS bipolar transistors: A methodology based on process and mixed device/circuit level simulators (1993)

by I C Kizilyalli, T E Ham, K Singhal, J W Kearney, W Lin, M J Thoma
Venue:IEEE Trans. Electrom Devices