Results 1  10
of
21
Image sharpness and beam focus vlsi sensors for adaptive optics
 IEEE Sensors Journal
, 2002
"... Abstract—Highresolution wavefront control for adaptive optics requires accurate sensing of a measure of optical quality. We present two analog verylargescaleintegration (VLSI) imageplane sensors that supply realtime metrics of image and beam quality, for applications in imaging and lineofsig ..."
Abstract

Cited by 4 (1 self)
 Add to MetaCart
(Show Context)
Abstract—Highresolution wavefront control for adaptive optics requires accurate sensing of a measure of optical quality. We present two analog verylargescaleintegration (VLSI) imageplane sensors that supply realtime metrics of image and beam quality, for applications in imaging and lineofsight laser communication. The image metric VLSI sensor quantifies sharpness of the received image in terms of average rectified spatial gradients. The beam metric VLSI sensor returns first and second order spatial moments of the received laser beam to quantify centroid and width. Closedloop wavefront control of a laser beam through turbulence is demonstrated using a spatial phase modulator and analog VLSI controller that performs stochastic parallel gradient descent of the beam width metric. Index Terms—Adaptive optics, analog very large scale integration (VLSI), focalplane image processing, image sensors, optical communication. I.
Analog Wavelet Transform Employing Dynamic Translinear Circuits for Cardiac Signal Characterization,” proc
 IEEE International Symposium on Circuits and Systems
, 2003
"... An analog QRS complex detection circuit, for pacemaker applications, based on the Wavelet Transform (WT) is presented. The system detects the wavelet modulus maxima of the QRS complex. It consists of a wavelet transform filter, an absolute value circuit, a peak detector and a comparator. In order to ..."
Abstract

Cited by 3 (2 self)
 Add to MetaCart
(Show Context)
An analog QRS complex detection circuit, for pacemaker applications, based on the Wavelet Transform (WT) is presented. The system detects the wavelet modulus maxima of the QRS complex. It consists of a wavelet transform filter, an absolute value circuit, a peak detector and a comparator. In order to achieve the lowpower requirement in pacemakers, we propose a new method for implementing the WT in an analog way by means of the Dynamic Translinear (DTL) circuit technique. Simulations indicate a good performance of the Wavelet Transform and the QRS complex detection. The resulting circuit operates from a 2V supply voltage, dissipates at most 55nW per scale and can be fully integrated.
Analysis and Synthesis of Static Translinear Circuits
, 2000
"... This report describes the class of static translinear circuits, which are capable of accurately implementing a wide range of static nonlinear relationships in the current signal domain, such as products, quotients, fixed powerlaw relationships, vector magnitude, and rational functions. After a brie ..."
Abstract

Cited by 3 (1 self)
 Add to MetaCart
(Show Context)
This report describes the class of static translinear circuits, which are capable of accurately implementing a wide range of static nonlinear relationships in the current signal domain, such as products, quotients, fixed powerlaw relationships, vector magnitude, and rational functions. After a brief historical account of the emergence of the class of translinear circuits, we examine the representation of information in translinear circuits and systems. Then, we describe the translinear principle and its application to the analysis and synthesis of translinearloop circuits, illustrating the processes with several example circuits. We then describe the operation and implementation of a translinearcircuit primitive called the multipleinput translinear element (MITE). From such elements, we build MITE networks, a class of lowvoltage translinear circuits that is equivalent to the class of translinearloop circuits. We describe intuitively the operation of MITE networks. We also describe how to analyze and synthesize such circuits, illustrating these processes with several example circuits.
A Modified ART 1 Algorithm more suitable for VLSI Implementations
, 1995
"... This paper presents a modification to the original ART 1 algorithm [Carpenter, 1987a] that is conceptually similar, can be implemented in hardware with less sophisticated building blocks, and maintains the computational capabilities of the originally proposed algorithm. This modified ART 1 algorithm ..."
Abstract

Cited by 2 (2 self)
 Add to MetaCart
This paper presents a modification to the original ART 1 algorithm [Carpenter, 1987a] that is conceptually similar, can be implemented in hardware with less sophisticated building blocks, and maintains the computational capabilities of the originally proposed algorithm. This modified ART 1 algorithm (which we will call here ART 1 m ) is the result of hardware motivated simplifications investigated during the design of an actual ART 1 chip [Serrano, 1994, 1996]. The purpose of this paper is simply to justify theoretically that the modified algorithm preserves the computational properties of the original one and to study the difference in behavior between the two approaches.
Shortening the Analog Design Trajectory By Means of the Dynamic Translinear Principle
"... A promising new approach to shorten the design trajectory of analog integrated circuits without giving up functionality is formed by the class of dynamic translinear circuits. This paper presents a structured design method for this young, yet rapidly developing, circuit paradigm. As a design example ..."
Abstract

Cited by 2 (0 self)
 Add to MetaCart
A promising new approach to shorten the design trajectory of analog integrated circuits without giving up functionality is formed by the class of dynamic translinear circuits. This paper presents a structured design method for this young, yet rapidly developing, circuit paradigm. As a design example, a 40¯A 2V dynamic translinear PLL, used as an FM demodulator, is presented. I. Introduction Electronics design can be considered to be the mapping of a set of mathematical functions onto silicon. For discretetime systems, of which the digital systems today are by far the most popular, this comes down to the implementation of a number of difference equations, whereas for continuoustime systems, often denoted by the term analog, differential equations are the starting points. In mixed analogdigital systems, the analog parts, however, often occupy less than ten percent of the complete, i.e., the mixed analogdigital circuitry, whereas their design trajectory is often substantially longe...
Electronically tunable multiterminal floating nullor and its application
 Radioengineering
, 2008
"... Abstract. A realization scheme of an electronically tunable multiterminal floating nullor (ETMTFN) is described in this paper. The proposed circuit mainly employs a transconductance amplifier, an improved translinear cell, two complementary current mirrors with variable current gain and improved ..."
Abstract

Cited by 1 (0 self)
 Add to MetaCart
(Show Context)
Abstract. A realization scheme of an electronically tunable multiterminal floating nullor (ETMTFN) is described in this paper. The proposed circuit mainly employs a transconductance amplifier, an improved translinear cell, two complementary current mirrors with variable current gain and improved Wilson current mirrors, which provide an electronic tuning of the current gain. The validity of the performance of the scheme is verified through PSPICE simulation results. Example applications employing the proposed ETMTFN as an active element demonstrate that the circuit properties can be varied by electronic means.
A modular programmable CMOS analog fuzzy controller chip
 IEEE Transactions Circuits and Systems II: Analog and Digital Signal Processing
, 1999
"... Abstract—We present a highly modular fuzzy inference analog CMOS chip architecture with onchip digital programmability. This chip consists of the interconnection of parameterized instances of two different kind of blocks, namely label blocks and rule blocks. The architecture realizes a lattice part ..."
Abstract

Cited by 1 (0 self)
 Add to MetaCart
(Show Context)
Abstract—We present a highly modular fuzzy inference analog CMOS chip architecture with onchip digital programmability. This chip consists of the interconnection of parameterized instances of two different kind of blocks, namely label blocks and rule blocks. The architecture realizes a lattice partition of the universe of discourse, which at the hardware level means that the fuzzy labels associated to every input (realized by the label blocks) are shared among the rule blocks. This reduces the area and power consumption and is the key point for chip modularity. The proposed architecture is demonstrated through a 16rule twoinput CMOS 1 m prototype which features an operation speed of 2.5 Mflips (2.5 2 10 6 fuzzy inferences per second) with 8.6 mW power consumption. Core area occupation of this prototype is of only 1.6 mm 2 including the digital control and memory circuitry used for programmability. Because of the architecture modularity the number of inputs and rules can be increased with any hardly design effort. Index Terms—Analog IC design, function approximation, fuzzy hardware. I.
EFFICIENT CIRCUIT IMPLEMENTATION OF MORLET WAVELETS
, 2005
"... A family of versatile building blocks intended for the implementation of Morlet wavelets is proposed. The circuits are compact, fully programmable, and well suited for lowvoltage and lowpower applications. The resulting wavelet is temperature compensated and low sensitive to process parameter vari ..."
Abstract
 Add to MetaCart
(Show Context)
A family of versatile building blocks intended for the implementation of Morlet wavelets is proposed. The circuits are compact, fully programmable, and well suited for lowvoltage and lowpower applications. The resulting wavelet is temperature compensated and low sensitive to process parameter variations. Using current sources can independently control the main wavelet parameters. Hspice and breadboard results demonstrate the feasibility of both the wavelet realization and proposed circuits. RESUMEN Se presentan varios circuitos para la realización de ondoletas tipo Morlet “Morlet wavelets”. Los bloques básicos son compactos, programables, y pueden ser utilizados en aplicaciones donde se requiera bajo voltaje de alimentación y bajo consumo de potencia. La arquitectura propuesta está compensada en temperatura y es poco sensible a la variación de los parámetros del proceso de fabricación. Las principales características de los circuitos son controladas por medio de fuentes de corriente. Resultados de simulación y experimentales de la ondoleta y los bloques básicos, muestran la funcionalidad y versatilidad de los circuitos propuestos. KEYWORDS: Wavelet Circuit Implementation, Translinear Circuits, Nonlinear circuits, Analog Integrated Circuits. 1.