A.: Real-number codes for fault-tolerant matrix operations on processor arrays (0)

by S S Nair, J Abraham
Venue:IEEE Transactions on Computers