Variable input delay CMOS logic design for low dynamic power circuits (2005)

by T Raja, V D Agrawal, M L Bushnell
Venue:in Proc. 15th Int. Workshop Power Tim. Model, Opt. Simulation (PATMOS