A global interconnect optimization scheme for nanometer scale vlsi with implications for latency, bandwidth, and power dissipation (2004)

by M Mui, K Banerjee, A Mehrotra
Venue:IEEE Trans. on Electron Devices