Soft error-aware power optimization using gate sizing (2007)

by F Dabiri, A Nahapetian, M Potkonjak, M Sarrafzadeh
Venue:in Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation