A Study of Variance Reduction Techniques for Estimating Circuit Yields (1983)

by D E Hocevar, M R Lightner, T N Trick
Venue:IEEE Trans. CAD