Improving the process-variation tolerance of digital circuits using gate sizing and statistical techniques (0)

by O Neiroukh, X Song
Venue:in Proc. of the Conf. on Design Automation and Test in Europe, 2005