Improving the process-variation tolerance of digital circuits using gate sizing and statistical techniques (2005)

by O Neiroukh, X Song
Venue:In Conf. on Design, Automation and Test in Europe (DATE