Using Contrapositive Law in an Implication Graph to Identify Logic Redundancies (2005)

by K K Dave, V D Agrawal, M L Bushnell
Venue:Proc. 18 th International Conf. VLSI Design