Logic Verification Using Binary Decision Diagrams in a Logic Synthesis Environment (1988)

by A Wang Malik, R Brayton, A Sangiovanni-Vincentelli
Venue:in Proceedings of the International Conference on Computer Aided Design (ICCAD