Statistical timing yield optimization by gate sizing,” in (2006)

by D Sinha, N V Shenoy, H Zhou
Venue:IEEE Transactions on Very Large Scale Integration (VLSI) Systems