Statistical Timing Yield Optimization by Gate Sizing (0)

by D Sinha, N Shenoy, H Zhou
Venue:IEEE Trans. on Very Large Scale Integrated (VLSI) Systems