Statistical timing yield optimization by gate sizing (2006)

by D Sinha, N V Shenoy, H Zhou
Venue:IEEE Trans. Very Large Scale Integr. (VLSI) Syst