Full-chip subthreshold leakage power prediction and reduction techniques for sub 0.18-um CMOS (2004)

by S Narendra, V De, S Borkar, D A Antoniadis, A P Chandrakasan
Venue:IEEE J. Solid-State Circuits