Full-chip Subthreshold Leakage Power Prediction Model for Sub-0.18um CMOS (2002)

by S Narendra, V De, S Borkar, D Antoniadis, A Chandrakasan
Venue:IEEE Proc. Int. Symposium Low Power Electronic Design, Monteray, CA, August 12–14