Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18µm (2004)

by S Narendra, V De, S Borkar, D Antoniadis, A Chandrakasan
Venue:CMOS,”IEEE J. Solid-State Circuits