A multiple level network approach for clock skew minimization with process variations (2004)

by M Mori, H Chen, B Yao, C K Cheng
Venue:In ASPDAC ’04: Proceedings of the 2004 conference on Asia South Pacific design automation