E ects of Delay ModelinPeak Power Estimation of VLSI Circuits (1997)

by M Hsiao, E M Rudnick, J H Patel
Venue:in Proc. of the International Conference on Computer-Aided Design