Variable Input Delay CMOS Logic for Low Power Design (0)

by T Raja, V D Agrawal, M L Bushnell
Venue:in Proc. of the 18th International Conference on VLSI Design, 2005