Variable input delay CMOS logic for low power design (2005)

by T Raja, V D Agrawal, M L Bushnell
Venue:in Proceedings of the International Conference on VLSI Design