Design of variable input delay gates for low dynamic power circuits (2005)

by T Raja, V D Agrawal, M L Bushnell
Venue:in Proceedings of 15th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS 2005