An integrated circuit/architecture approach to reducing leakage in deepsubmicron high-performance i-caches (0)

by S-H Yang, M D Powell, B Falsafi, K Roy, T N Vijaykumar
Venue:in HPCA, 2001