Automatic memory reductions for RTL model verification (0)

by P Manolios, S Srinivasan, D Vroon
Venue:Proc. of Int’l Conference on Computer-Aided Design, 2006