Modeling and Reduction of Gate Leakage during Behavioral Synthesis of NanoCMOS Circuits (2006)

by S P Mohanty, E Kougianos
Venue:in Proceedings of the 19th IEEE International Conference on VLSI Design (VLSID), 2006