Simultaneous Voltage Scaling and Gate Sizing for Low-power Design (2002)

by C Chen, M Sarrafzadeh
Venue:in Proc. of IEEE Trans. On Circuits and Systems II: Analog and Digital Signal