Simultaneous voltage scaling and gate sizing for low-power design (2002)

by C Chen, M Sarrafzadeh
Venue:IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process