Simultaneous voltage scaling and gate sizing for low-power design. Trans (0)

by C Chen, M Sarrafzadeh
Venue:on CAS-II: Analog and Digital Signal Processing