A floating-gate trimmed, 14bit, 250 ms/s digital-to-analog converter (2002)

by J Hyde, T Humes, C Diorio, M Thomas, M Figueroa
Venue:in standard 0.25 m CMOS,” in Symposium on VLSI Circuits Digest of Technical Papers