Fault diagnosis and logic debugging using boolean satisfiability (0)

by A Smith, A Veneris, M F Ali, A Viglas
Venue:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems