A yield model for integrated circuits and its application to statistical timing analysis (2007)

by F N Najm, N Menezes, I A Ferzli
Venue:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems