Test infrastructure design for mixed-signal SOCs with wrapped analog cores (2006)

by A Sehgal, S Ozev, K Chakrabarty
Venue:IEEE Trans. on Very Large Scale Integration (VLSI) Systems