Power-delay optimization in gate sizing (2000)

by S S Sapatnekar
Venue:ACM Trans. on Design Automation of Electronic Systems