Integrating logic synthesis, technology mapping, and retiming (2006)

by A Mishchenko, S Chatterjee, R Brayton, P Pan