Integrating logic synthesis, technology mapping, and retiming (2005)

by A Mishchenko, S Chatterjee, R Brayton, P Pan
Venue:in IWSL