A power optimized 13-bit 5 Msamples/s pipelined analog-to-digital converter in 1.2-"� CMOS (1996)

by D W Cline, P R Gray
Venue:IEEE J. SolidState Circuits