et al., “Accurate on-chip interconnect evaluation: A time-domain technique (1999)

by K Soumyanath
Venue:IEEE J. Solid-State Circuits