A 3.8ns CMOS 16x16 Multiplier Using Complementary Pass Transistor Logic (1990)

by K Yano
Venue:IEEE Journal of Solid-State Circuits