An industrially effective environment for formal hardware verification. Computer-Aided Design of Integrated Circuits and Systems (2005)

by C-J H Seger, R B Jones, J W O’Leary, T Melham, C Barrett Aagaard, D Syme
Venue:IEEE Transactions on