An industrially effective environment for formal hardware verification (2005)

by C-J H Seger, R B Jones, J W O’Leary, T Melham, M D Aagaard, C Barrett, D Syme
Venue:IEEE Trans. on ComputerAided Design of Integrated Circuits and Systems