A latency-hiding access ordering scheme for multiprocessors with buffered multistage networks (1990)

by Per Stenstrom