A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design (1997)

by S-J Jou, C-Y Chen, E-C Yang, C-C Su
Venue:IEEE J. Solid-State Circuits