A 15-150 MHz All-Digital Phase-Locked Loop with 50-Cycle Lock Time for High-Performance Low-Power Microprocessors (1994)

by al
Venue:Proceedings of the Symposium on VLSI Circuits