Results 1 
4 of
4
The Quest for Efficient Boolean Satisfiability Solvers
, 2002
"... has seen much interest in not just the theoretical computer science community, but also in areas where practical solutions to this problem enable significant practical applications. Since the first development of the basic search based algorithm proposed by Davis, Putnam, Logemann and Loveland (DPLL ..."
Abstract

Cited by 134 (3 self)
 Add to MetaCart
has seen much interest in not just the theoretical computer science community, but also in areas where practical solutions to this problem enable significant practical applications. Since the first development of the basic search based algorithm proposed by Davis, Putnam, Logemann and Loveland (DPLL) about forty years ago, this area has seen active research effort with many interesting contributions that have culminated in stateoftheart SAT solvers today being able to handle problem instances with thousands, and in same cases even millions, of variables. In this paper we examine some of the main ideas along this passage that have led to our current capabilities. Given the depth of the literature in this field, it is impossible to do this in any comprehensive way; rather we focus on techniques with consistent demonstrated efficiency in available solvers. For the most part, we focus on techniques within the basic DPLL search framework, but also briefly describe other approaches and look at some possible future research directions. 1.
The Complexity of Fault Detection in MOS VLSI Circuits
 IEEE Trans. on ComputerAided Design of Integrated Circuits and Systems
, 1990
"... This paper considers the fault detection problem for a single fault in a single MOS channelconnected subcircuit. We identify the following three decision subproblems : (i) decide if a test vector exists; (ii) decide if an initializing vector exists; and (iii) decide if a test pair is robust. We pr ..."
Abstract

Cited by 4 (0 self)
 Add to MetaCart
This paper considers the fault detection problem for a single fault in a single MOS channelconnected subcircuit. We identify the following three decision subproblems : (i) decide if a test vector exists; (ii) decide if an initializing vector exists; and (iii) decide if a test pair is robust. We prove that each of these problems is NP \Gamma complete. More importantly, we prove that the first two remain NP \Gamma complete for the simplest subcircuit design styles, namely series/parallel nMOS or CMOS logic gates. The third subproblem is shown to be of linear complexity for a CMOS logic gate with a stuckopen fault. We illustrate that a test pair that is not robust may contain a robust subtest pair, and give a necessary and sufficient condition for this to happen in CMOS logic gates. This leads to a lineartime algorithm for CMOS logic gates which tests for robustness and, if possible, derives a robust test pair from a possibly nonrobust pair. The implications of these complexity resu...
The Complexity ofFault Detection in MOS VLSI Circuits
"... This paper considers the fault detection problem for a single fault in a single MOS channelconnected subcircuit. We identify the following three decision subproblems: (i) decide if a test vector exists; (ii) decide if an initializing vector exists; and (iii) decide if a test pair is robust. We pro ..."
Abstract
 Add to MetaCart
This paper considers the fault detection problem for a single fault in a single MOS channelconnected subcircuit. We identify the following three decision subproblems: (i) decide if a test vector exists; (ii) decide if an initializing vector exists; and (iii) decide if a test pair is robust. We prove that each of these problems is NP,complete. More importantly, we prove that the rst two remain NP,complete for the simplest subcircuit design styles, namely series/parallel nMOS or CMOS logic gates. The third subproblem is shown to be of linear complexity for a CMOS logic gate with a stuckopen fault. We illustrate that a test pair that is not robust may contain a robust subtest pair, and give a necessary and su cient condition for this to happen in CMOS logic gates. This leads to a lineartime algorithm for CMOS logic gates which tests for robustness and, if possible, derives a robust test pair from a possibly nonrobust pair. The implications of these complexity results on practical transistorlevel test generation tools are discussed.
Optimizing Routes Quality and Scattering in the AODV Routing Protocol
, 2007
"... An adhoc mobile network is a collection of mobile nodes that are dynamically and arbitrarily located in such a manner that the interconnections between nodes are capable of changing on a continual basis. Routing protocols are used to discover routes between nodes. Many mobile adhoc networks protoc ..."
Abstract
 Add to MetaCart
An adhoc mobile network is a collection of mobile nodes that are dynamically and arbitrarily located in such a manner that the interconnections between nodes are capable of changing on a continual basis. Routing protocols are used to discover routes between nodes. Many mobile adhoc networks protocols such as AODV construct route only when desired by the source node (reactively). The advantage hereof is that no prior assumptions of the network topology are required. In highly mobile networks this is an attractive property. Other used protocols (such as OLSR) are said proactive. Such protocols maintain information about routes to all destinations all times. The consequence of this approach is that the amount of control traffic is independent of the actual traffic and mobility in the network. In this paper we describe three major optimization schemes for the wellknown AODV routing protocol in order to get some of the proactive protocols features in it. The targeted characteristics are: traffic independent control and shortest path routes.