Gate sizing using incremental parameterized statistical timing analysis (0)

by M R Guthaus, N Venkateswarant, C Visweswariaht, V Zolotov
Venue:in Proceedings of the International Conference on Computer-Aided Design, 2005