Gate sizing using incremental parameterized statistical timing analysis (0)

by M Guthaus, N Venkateswaran, C Visweswariah, V Zolotov
Venue:in Proc. Int. Conf. Comput.-Aided Design, 2005