Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation (0)

by K Chopra, S Shah, A Srivastava, D Blaauw, D Sylvester
Venue:in Proc. Int. Conf. Comput.-Aided Design, 2005