Tassel, “A formalisation of the VHDL simulation cycle (1992)

by J P Van
Venue:in L.J.M. Claesen and M.J.C. Gordon (Eds.), Higher Order Logic Theorem Proving and its Applications, IFIP WG10.2, North-Holland