Results 1 
4 of
4
Experience with embedding hardware description languages in HOL
 Theorem Provers in Circuit Design
, 1992
"... Abstract The semantics of hardware description languages can be represented in higher order logic. This provides a formal definition that is suitable for machine processing. Experiments are in progress at Cambridge to see whether this method can be the basis of practical tools based on the HOL theor ..."
Abstract

Cited by 39 (4 self)
 Add to MetaCart
(Show Context)
Abstract The semantics of hardware description languages can be represented in higher order logic. This provides a formal definition that is suitable for machine processing. Experiments are in progress at Cambridge to see whether this method can be the basis of practical tools based on the HOL theoremproving assistant. Three languages are being investigated: ELLA, Silage and VHDL. The approaches taken for these languages are compared and current progress on building semanticallybased theoremproving tools is discussed.
The TRuby Design System
, 1997
"... This paper describes the TRuby system for designing VLSI circuits, starting from formal specifications in which they are described in terms of relational abstractions of their behaviour. The design process involves correctnesspreserving transformations based on proved equivalences between relation ..."
Abstract

Cited by 22 (2 self)
 Add to MetaCart
This paper describes the TRuby system for designing VLSI circuits, starting from formal specifications in which they are described in terms of relational abstractions of their behaviour. The design process involves correctnesspreserving transformations based on proved equivalences between relations, together with the addition of constraints. A class of implementable relations is defined. The tool enables such relations to be simulated or translated into a circuit description in VHDL. The design process is illustrated by the derivation of a circuit for 2dimensional convolution.
Embedding Hardware Description Languages in Proof Systems
 In Proceedings of the XIII Conference of the Brazilian Computer Society, Florianopolis
, 1992
"... The aim of this thesis is to investigate the integration of hardware description languages (hdls) and automated proof systems. Simulation of circuit designs written in an hdl is an important method of testing their correctness. However, due to the combinatorial explosion of possible inputs it is not ..."
Abstract

Cited by 6 (1 self)
 Add to MetaCart
(Show Context)
The aim of this thesis is to investigate the integration of hardware description languages (hdls) and automated proof systems. Simulation of circuit designs written in an hdl is an important method of testing their correctness. However, due to the combinatorial explosion of possible inputs it is not feasible to verify designs using simulation alone. Formal hardware verification, using a proof system, has tried to address this issue. Whilst some mediumsized designs have been (partially) verified, industrial takeup of formal methods has been slow. This is partly due to the use of specialised, nonstandard notations employed in various formalisms. By embedding a hardware description language in a proof system we hope to clarify the semantics of the particular hdl, and present a more standard interface to formal methodologies. We have given a new static structural operational semantics for a subset of the ella hardware description language. The formal dynamic semantics of this subset is based on an existing informal model.
Operational Semantics Based Formal Symbolic Simulation
, 1992
"... This paper describes the development of progressively more powerful and abstract hardware simulators. A small computer hardware design and description language picoella is then introduced, followed by its formal semantics. Using a number of small examples, we will then show the how this formal seman ..."
Abstract

Cited by 2 (1 self)
 Add to MetaCart
This paper describes the development of progressively more powerful and abstract hardware simulators. A small computer hardware design and description language picoella is then introduced, followed by its formal semantics. Using a number of small examples, we will then show the how this formal semantics may be used within a proof system as a sophisticated simulation tool. Examples include some full adders, a general N bit adder, and two parity checkers. Keyword Codes: I.2.3; B.7.2; F.3 Keywords: Deduction and Theorem Proving; Integrated Circuits, Design Aids; Logics and Meaning of Programs 1 Introduction This introduction describes the development of various kinds of hardware simulators. Following this, a small hdl called picoella, is introduced in section 2. Its formal semantics, and a brief account of this semantics' embedding in a proof system are described in section 3. Section 4 illustrates the use of the semantics in the capacity of a symbolic simulator, as described in the rema...