Automatic verification of mixed-level logic circuits (1998)

by K Hanna
Venue:In FMCAD ’98: Proceedings of the Second International Conference on Formal Methods in Computer-Aided Design