Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation (1999)

by C Visweswariah, A R Conn
Venue:in Proc. Int. Conf. Computer-Aided Design