Andrew R.Conn, “Formulation of Static Circuit Optimization with Reduced Size, Degeneracy and Redundancy by Timing Graph Manipulation (1999)

by Chandu Visweswariah