Sizing of cell-level analog circuits using constrained optimization techniques,” Solid-State Circuits (1993)

by P Maulik, L Carley, D Allstot
Venue:IEEE Journal of