Using Gate Sizing to Reduce Glitch Power (1996)

by M Berkelaar, E Jacobs
Venue:in Proc. of the ProRISC Workshop on Circuits, Systems and Signal Processing, (Mierlo, The